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Abstract 
The advantages and disadvantages of using gallium ar- 
senide (GaAs) dynamic logic in computers and digital sys- 
tems are briefly discussed, especially with respect to space 
applications. A short introduction to  the topology and op- 
eration of GaAs Two-Phase Dynamic FET Logic (TDFL) 
circuits is presented. Experiments for testing the SEU sen- 
sitivity of GaAs TDFL, using a laser to create charge col- 
lection events, are described. Results are used to  estimate 
the heavy-ion, soft error rate for TDFL in a spacecraft in 
geosynchronous orbit, and the dependence of the SEU sen- 
sitivity on clock frequency, clock voltage, and clock phase. 
Analysis of the data includes a comparison between the 
SEU sensitivities of TDFL and the more common static 
form of GaAs logic, Directly Coupled FET Logic (DCFL). 
This is the first reported SEU testing of GaAs dynamic 
logic. 
I .  I N T R O D U C T I O N  
Gallium Arsenide (GaAs) digital logic is now the tech- 
nology of choice for high-performance, terrestrial-based 
computers and digital systems [l]. GaAs logic and mem- 
ory devices offer the shortest logic delays and the fastest 
memory access times of any logic family in any fabrication 
technology. When compared to silicon emitter-coupled 
logic [2], GaAs offers higher speed, lower power, higher 
logic function density, and often reduced cost. Although 
CMOS logic is denser and consumes less power than GaAs 
logic, if current CMOS clock rates are extrapolated into 
the 500 MHz to 1.5 GHz region where GaAs logic is ca- 
pable of operating, the calculated power consumption of 
CMOS exceeds that of existing GaAs logic. Furthermore, 
research has shown that GaAs digital ICs suffer only min- 
imal permanent damage from exposure to high total doses 
of radiation [3, 41. These characteristics would tend to 
make GaAs logic ideal for use in high-performance, space- 
based computers and digital systems. However, the most 
common GaAs logic circuits are prone to single event up- 
sets (SEUs) in high radiation environments [4, 51. They 
also consume a fairly large amount of static power, which 
causes total power consumption t o  be high even at low 
clock rates. 
Recent advances in GaAs logic circuit development have 
produced several different low-power/high-sp eed logic fam- 
ilies, including TwwPhase Dynamic FET Logic (TDFL) 
[6], GaAs Dynamic Logic [7], GaAs Domino Logic [8], and 
GaAs Capacitively Coupled Domino Logic (CCDL) [9] .  
All of these logic families provide high switching speeds 
and reduced power consumption, relative t o  static GaAs 
logic families such as Directly Coupled FET Logic (DCFL), 
Buffered FET logic (BFL), and Source Coupled FET logic 
(SCFL) [7]. All of these newer types of GaAs logic uti- 
lize dynamic operating principles in some form or another. 
That is, they require a clock signal in order t o  evaluate and 
propagate logic values, and at some point in time, the logic 
value is stored as a charge on a capacitance. The advan- 
tage of dynamic logic is a savings in power, and sometimes 
a decrease in gate complexity as well, which can result 
in increased logic function density. However, until now, 
none of the various different forms of GaAs dynamic logic 
have been tested to determine their susceptibility to  single 
event upsets (SEUs). Conventional wisdom has been that 
the dynamic circuits are more susceptible to  SEUs than 
GaAs static logic. 
11. GAAS TWO-PHASE DYNAMIC FET 
LOGIC 
This paper describes SEU testing on a TDFL test IC. 
The circuit topology and operation of TDFL is signifi- 
cantly different from the more common forms of GaAs logic' 
such as DCFL. This section presents a brief introduction 
to TDFL. For more information, the reader is referred to 
[S] and [lo]. 
For comparison purposes, Figure 1 is a schematic dia- 
gram of a typical DCFL inverter. The input t o  the logic 
gate is connected to an EFET, and a DFET serves as an 
active load. When the input to the gate is less than VT of 
the EFET, the EFET is cut off and the DFET load pulls 
the output node high. When the input to the gate is signif- 
icantly greater than VT of the EFET, source-drain current 
flows through the EFET, and the output voltage drops to a 
value near ground potential. The process used to  fabricate 
the test IC for the described research produces EFETs 






Figure 1: Typical DCFL inverter schematic diagram. 
with a VT of approximately 0.23 V and DFETs with a VT 
of approximately -0.87 V .  
Figure 2 is a schematic diagram of a typical TDFL in- 
verter. The clock signals & and & are 180' out of phase 
and are non-overlapping, as shown in Figure 3. Referring 
to Figure 2, when 41 goes high, Qz turns on and precharges 
the output node to a logic 1. Simultaneously, Q1 turns on 
and the gate of 9 4  is allowed to charge or discharge, de- 
pending on whether the input to the gate is a logic l or 
0, respectively. When 41 turns off, the output node is 
isolated. The output value stays constant because of the 
charge stored on the output node capacitor. To reduce the 
implementation layout area, the output node capacitor is 
implemented with a reverse biased diode. The gate of Q 4  is 
also isolated when dl goes low. The voltage on the gate of 
Q 4  stays nearly constant because of the gate capacitance. 
g' v"; 7 
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Figure 2: Typical TDFL inverter schematic diagram. 
When $2 goes high, 9 3  turns on, and the logic gate 
goes into the evaluation phase. If the gate of Q 4  is low, 
9 4  will be cut off, a small amount of charge will flow from 
the output node, through Q 3  to the drain of Q4, and the 
voltage on the output node will only drop a small amount. 
The output logic value will remain a logic 1, assuming 
appropriate sizing of the output node capacitor. However, 
if the gate of Q 4  is high, Q 4  will be on, and current will 
flow through Q 3  and Q 4  to ground, discharging the output 
node to  near ground potential. The output value of the 
gate is only valid during the evaluation phase when 4 2  is 
high. Cascaded stages of TDFL must have their 41 and 
4 2  clock signals reversed so that cascaded stages of logic 
always evaluate 180' out of phase, as shown in Figure 4. 
Figure 3: 41 and 4 2  non-overlapping clocks. 
111. SEU TESTING AND EQUIPMENT 
It  can be seen from Figure 2 that if any single transis- 
tor or the diode capacitor experiences a charge collection 
event, then the output logic value of the gate can be af- 
fected. Electrons are attracted toward regions of positive 
potential such as the drain of a transistor, and holes are 
attracted toward regions of negative potential such as the 
source of a transistor. For example, if Qz in Figure 2 expe- 
riences a charge collection event when 41 is low, and if the 
output value is a logic 0, then negative charge will collect 
at  the drain of Qz and flow to V'D, and positive charge 
will collect at the source of Q Z  and flow to the output node. 
If the charge is great enough, the output logic value of the 
gate will change from 0 to 1. Therefore, in order to deter- 
mine the soft error rate for an entire gate, it is necessary 
to determine the SEU sensitivity of each active device in 
the gate. 
To measure the SEU sensitivity of each active device in 
the logic gate, the circuit of Figure 4 was used. The circuit 
consists of four TDFL inverter stages cascaded together. 
Not shown in Figure 4 is a 50R output driver connected 
to the last stage of the inverter chain. The  test circuit was 
fabricated at  Vitesse Semiconductor using their HGaAsII 
E/D MESFET process. The test IC was packaged in a 
high-performance, 28-pin1 leaded ceramic flat pack. The 
lid was left unsealed to provide for easy removal of the 
lid and access to  the chip with laser light. Figure 5 is a 
photograph of the test IC with the lid removed. The IC is 
shown mounted in the test fixture, ready for SEU testing 
with the laser. 
To obtain an indication of the SEU sensitivity of the 
various different active devices in the circuit, a single test 
IC was operated with VDD = +2.0 V and G N D  = 0.0 V. 
The input was held low (0.0 V). The 41 and 4 2  clock sig- 
nals were generated with a Colby Instruments PG-1000A 
pulse generator. Clock voltages of -1.0 V for logic 0 and 
+0.25 V for logic 1 were used, except where indicated oth- 
erwise. These values are typical for GaAs TDFL. The clock 
frequency was 67.67 MHz except where otherwise noted. 
This was very near the minimum speed of operation of 50 
MHz for the circuit under test. 67.67 MHz was chosen 
because it provided an adequate operating margin above 
the minimum operating frequency, and because the signal 
generator was able to provide stable and noise-free clock 
signals at this frequency. The circuit could not be tested at 
the maximum frequency of operation of approximately 1.5 
GHz because the maximum frequency of the signal gen- 




Figure 4: TDFL circuit for measuring SEU sensitivity. 
was monitored with a Tektronix 11801A digitizing sam- 
pling oscilloscope, which has a bandwidth of 18 GHz. The 
minimum SEU energy thresholds given in later sections of 
this paper refer to  the minimum laser energy required to 
produce a positive-going pulse on the oscilloscope at the 
output of the test circuit. 
Charge-collection events were induced with the output 
of a modelocked, cavity-dumped, dye laser centered at 620 
nm (2.0 eV). The use of pulsed lasers in charge collection 
experiments for testing the SEU characteristics of devices 
and circuits is well documented [ll, 12, 13, 141, as are the 
limitations of the method [15, 16, 171. The pulse repetition 
rate of the laser used in the experiments described here was 
12.198 KHz, with a pulse duration of 1 ps. Spot size was 
approximately 1 pm in diameter. 
From the laser energies measured during the experi- 
ments, the amount of charge created in the semiconduc- 
tor from the laser pulse can be calculated. Irradiation 
with 620 nm light corresponds to  an absorption coefficient 
a = 5 x 104/cm, and the 1/e absorption depth is approxi- 
mately 0.2pm below the surface. It is assumed that each 
photon absorbed by the GaAs creates a single electron- 
hole pair, and any remnant photon energy is converted to 
phonons (heat). It is assumed that approximately 67% of 
the incident light is absorbed in the GaAs. The rest is 
reflected at the Si02 and SiOz/GaAs boundaries. 
Figure 6 is a plot of the layout of one of the inverters in 
the circuit shown in Figure 4. Figure 7 is a legend for the 
stipple patterns used in Figure 6. Layout dimensions can 
be determined by comparison with the gate length of the 
MESFETs shown, which is 1.2 pm. Gate width is 4 pm for 
all MESFETs except &I which has a 2 p m  gate width. The 
diode size is 2.4pm x 2.8pm. The device sizes and layout 
shown are typical for GaAs TDFL ICs. Marked on the 
plot in Figure 6 are the target locations for the laser. The 
locations are labeled A through J .  Locations A1 through J 1  
refer to the first inverter stage, and locations A2 through 
J2 refer to the second inverter stage. Table 1 describes the 
locations of the different laser target points. 
Figure 5: GaAs TDFL test IC, with lid removed, and test fix- 
ture. 
1V. RESULTS AND DISCUSSION 
Extensive work has previously documented the charge 
collection properties of the GaAs MESFET [15], and data 
has been presented on the sensitivity of GaAs SRAMs [5]. 
However, with dynamic logic, several more variables exist 
than when working with static logic or individual transis- 
tors. The experiments described here can be divided into 
two categories , synchronized and unsynchronized, referring 
to whether or not the clock of the dynamic logic circuit 
was synchronized with the laser pulses. Unsynchronized 
experiments include tests to determine the effect on SEU 
sensitivity of the location of the SEU on the substrate, 
the input logic value, the clock frequency, the clock low 
voltage, and the clock high voltage. Synchronized experi- 
ments include tests to determine the SEU sensitivity as a 
function of the phase relationship between the clock and 
the laser pulse for different SEU locations and for different 
input logic values. 
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Figure 6: Plot of layout of TDFL inverter showing laser target 
locations. 
A .  Unsynchronized Experiments 
Table 2 lists the minimum laser energy required to in- 
duce SEUs at the test circuit output for the different target 
locations on the single chip that was tested. Two inverter 
stages were tested to determine if an inverter with a logic 
0 input would have a different SEU sensitivity than an in- 
verter with a logic 1 input. It can be seen from Table 2 that 
some areas of the circuit are more sensitive to  SEUs with a 
logic 0 input, some are more sensitive with a logic 1 input, 
and for some areas of the circuit the value of the input 
signal makes little difference. Because the laser was free 
running, it can be assumed that the most sensitive portion 
of the clock period was measured at each location. The 
data provides a worst-case approximation of the soft error 
rate because the error-rate calculations assume each node 
is vulnerable 100% of the time. Upset locations ranged in 
sensitivity from 30 fJ t o  1.75 pJ. 
Table 2 indicates the sensitive surface area, estimated 
from layout parameters, for each of the active devices in 
the test circuit. This information, together with the de- 
posited charge data, can be used to  estimate the heavy-ion 
soft error rate for a TDFL IC in a spacecraft in a geosyn- 
chronous orbit. The method used is described in detail in 









Figure 7: Legend for stipple patterns for Figure 6. 




















Laser Target Location 
drain of Q4 and source of 9 3  
drain of Q8 and source of Q 7  
on substrate, to upper right of 011 
on substrate, to upper right of DI2 
on substrate, to left of source of Q4 
on substrate, to left of source of Q 8  
on substrate, to right of source of Q4 
on substrate, to right of source of Q8 
on drain of 9 2  
on drain of 8 6  
on substrate, to left of source of Q2 
and drain of Q3 
on substrate, to left of source of Q6 
and drain of 9 7  
on substrate, to left of drain of Q1 
on substrate, to left of drain of 9 5  
on substrate, to right of source of Q2 
and drain of Q 3  
on substrate, to right of source off& 
and drain of Q 7  
on drain of Q3  
on drain of QT 
[18]. The charge collection depth is assumed to  be 2.2pm 
[4]. Table 2 lists the soft error rate that can be attributed 
to  each of the devices in the circuit. The soft error rate for 
an entire inverter operating at 67.67 MHz can be obtained 
by summing the soft error rates for each area in the circuit. 
The result is 4.939 x soft errors per day for an inverter 
with a logic 0 on the input and a logic 1 on the output, 
and 5.289 x soft errors per day for an inverter with a 
logic 1 on the input and a logic 0 on the output. 
It is not unreasonable t o  compare the soft error rate of a 
dynamic inverter with the soft error rate of a static memory 
cell because a dynamic inverter is, essentially, a single-bit 
storage element. For DCFL static memory cells fabricated 
with the Vitesse E/D HGaAsII process, the same process 
used to fabricate the TDFL test circuits, and using the 
same approximate device sizes and physical geometries as 
the TDFL test circuits, soft error rates of 1.2 x to 
2.1 x errors per bit-day have been measured [5]. The 
soft error rates for the TDFL inverters are similar to the 
soft error rate for the DCFL static memory cells fabricated 
with the same process, although the soft error rate for the 
DCFL static memory cells was measured using protons and 
2248 
heavy ions instead of a laser. Agreement within an order of 
magnitude should be expected if the estimate of sensitive 
surface area is reasonable. 
Table 2: Minimum SEU Energy Thresholds Observed, Collected 
Charge, Sensitive Areas, and Soft Error Rates vs. Laser Target 






























Energy Charge Area Soft Error Rate 
Location (pJ) (PC) (mZ) (Errors/Day) 
A1 
B1 
c 1  
D1 














0.013 24.64 2.557 X 
0.019 21.12 9.289 X 
0.030 8.96 1.614 X 
0.018 11.20 5.364 X 
0.038 15.68 1.798 X 
0.033 6.72 9.767 X 
0.054 15.84 8.743 X 
0.050 8.96 5.811 X 
0.021 8.96 3.326 X IOF5 1 G2 1.500 0.501 24.64 0.030 0.010 21.12 0.045 0.015 8.96 0.055 0.018 11.20 0.300 0.100 15.68 
0.120 0.040 6.72 
0.063 0.021 15.84 
1.750 0.584 8.96 
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The operating characteristics of dynamic logic are some- 
times dependent on the frequency of the clock. Therefore, 
an experiment was conducted with the same test chip to 
determine if the SEU sensitivity is a function of the clock 
frequency. For this series of tests, the laser was focussed 
at location A l l  the drain of Q 4  and the source of Q 3  in the 
first inverter stage. This location was selected because, as 
can be seen from Table 2, it is a fairly sensitive area. The 
clock frequency was varied between 49.9 MHz and 1029 
MHz. Clock voltages of -1.0 V for logic 0 and $0.375 V for 
logic 1 were used. Table 3 lists the minimum laser energy 
required to induce a SEU at  the output of the test circuit 
for the various different clock frequencies. Figure 8 plots 
the laser energy as a function of the clock frequency. There 
does not appear to  be a systematic dependence of the SEU 
threshold on clock frequency. It should be noted that the 
interconnect stubs between the clock line terminators and 
the chip under test cause some reflections, and therefore 
standing waves, on the clock lines. When the clock fre- 
quency changes, the locations of the standing waves along 
the clock lines also change. Therefore, the actual clock 
voltage present a t  the chip changes as the clock frequency 
changes. This is why the clock high voltage was increased 
from 0.25 V t o  0.375 V for this experiment. It was de- 
sired to keep the on-chip clock high voltage at 0.25 V or 
greater. It will be seen later that the SEU sensitivity of 
GaAs TDFL circuits is a function of the clock voltage. 
This may explain the scatter seen in Figure 8. Based on 
previous experience [13], it was expected that the SEU 
sensitivity of the drain of Q4 and source of Q 3  would be 
frequency dependent. A gradual increase in the upset rate 
with increasing frequency was expected. For a complete 
understanding of how TDFL is effected by charge collec- 
tion events, all nodes need to  be investigated and the clock 
reflection problem analyzed. 
Table 3: Minimum SEU Energy Thresholds Observed at Differ- 
ent Frequencies. Laser Target Location is A1 (drain of Q4 and 
source of Q3). 
Frequency Energy Frequency Energy 
(MHz) (PJ) (MHz) (PJ) 
506.7 0.035 
125.0 0:035 701.2 0.045 
241.0 0.028 865.0 0.020 
I 
0-177771711 
0 100 200 300 400 500 600 700 800 900 1000 
FREQUENCY (MIIZ) 
Figure 8: Minimum SEU energy thresholds observed vs. clock 
frequency. Laser target location is A1 (drain of Q 4  and source 
of Q3) .  
The operating characteristics of dynamic logic can also 
be deperident on clock voltage. This is especially true 
when the logic is implemented with MESFETs because 
the gate of a MESFET is not insulated from the channel, 
and current can flow from the gate to  the source if VGS 
exceeds VGS(ON). V G ~ O N )  is between 0.55 V and 0.7 V 
for the MESFETs in the test IC. For the clock voltage ex- 
periments, the clock frequency was held constant a t  67.67 
MHz. The laser was again focussed at location A l ,  the 
drain of 9 4  and the source of &3 in the first inverter stage. 
For the first part of the clock-voltage experiment, the clock 
high voltage was held constant at 0.0 V, and the clock low 
2249 
Voltage Energy (pJ) 
-1.75 0.018 
-1.50 0.015 
voltage was varied between -1.75 V and -1.0 V. This rel- 
atively low value for the clock high voltage was chosen to 
ensure that MESFET gates would not conduct and inter- 
fere with the clock low voltage experiment. The results of 
this series of tests are given in Table 4 and Figure 9. The 
clock low voltage was not expected to have a significant 
effect on the SEU sensitivity] unless pass transistors Q1 or 
Qs could not be turned off. This did not appear to be a 
problem, as indicated by the data in Table 4 and Figure 9. 
Voltage Energy (PJ) 
-1.25 0.023 
-1.00 0.025 
Table 4: Minimum SEU Energy Thresholds Observed at Differ- 
ent Clock Low Voltages. Laser Target Location is A1 (drain of 
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Figure 9: Minimum SEU energy thresholds observed vs. clock 
low voltage. Laser target location is A1 (drain of QI and source 
of Q3). Clock frequency is 66.67 MHz. 
For the second part of the clock voltage experiment, the 
clock low voltage was held constant at -1.0 V, and the 
clock high voltage was varied between -0.5 V and $0.25 
V. The results of this series of tests are given in Table 5 
and Figure 10. It is clear from Figure 10 that there is a 
definite relationship between the SEU sensitivity of TDFL 
and the clock high voltage. The SEU threshold goes down 
as the clock high voltage goes up. The reason for this 
can be determined by referring to the schematic diagram 
of the test circuit in Figure 4. For this experiment] the 
laser was again focussed at  location A l l  the drain of 9 4  
and the source of Q3 in the first inverter stage. The SEU 
is caused by positive charge collecting on the gate of Q4, 
which turns Q4 on. The gate of Q4 is normally at  a poten- 
tial of 0 volts and Q4 is normally off. The SEU threshold 
is higher when the clock high voltage is lower because only 
the charge collected at the gate of &4 is available to turn 
&4 on. When the clock high voltage is higher (more pos- 
itive)] the collected charge sums with the charge leaking 
onto the gate of Q4 from the gate of Q1. The results of 
this experiment indicate that the SEU tolerance of GaAs 
TDFL can be optimized by judiciously selecting the clock 
voltage levels. 
B. Synchronized Experiments 
It was hypothesized that the SEU sensitivity of TDFL 
would be influenced by the phase relationship between the 
clock signals and the charge collection event. To test this 
hypothesis, the arrival of the laser pulse was synchronized 
with the 41 and ~ $ 2  clock signals. The repetition rate and 
phase of the laser pulses was held constant a t  12.198 KHz, 
and the clock signal of 49.99 MHz was derived from the 
mode-locker oscillator. Clock voltages were -1.0 V for 
logic 0 and +0.25 V for logic 1.  By utilizing calibrated 
delays of 0.00 ns, 4.80 ns, 9.40 ns, 14.20 ns, and 19.05 ns in 
the clock cables, charge collection events were synchronized 
with the test circuit at  five different phases of the clock 
waveform] as is illustrated in Figure 11. 
Table 5: Minimum SEU Energy Thresholds Observed at Differ- 
ent Clock High Voltages. Laser Target Location is A1 (drain of 
Q 4  and source of Q3). Clock Frequency is 67.67 MHs. 
I Voltage Energy (pJ) 11 Voltage Energy (pJ) I 
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CLOCK HIGH VOLTAGE (VOLTS) 
Figure 10: Minimum SEU energy thresholds observed vs. clock 
high voltage. Laser target location is A1 (drain of Q4 and 
source of 4 3 ) .  Clock frequency is 67.67 MHe. 
The effects of synchronizing the laser pulse to either the 
precharge or the evaluation half of the clock cycle were 
measured at  two different locations in each of two consec- 
utive inverters. In the first inverter] the locations were E l ,  
the drain of Q2, and J1, the drain of Q3. In the second 
inverter] the locations were E2, the drain of Qs, and J2, 
the drain of Q7. These locations were selected based on 
the assumption that they would have the most affect on 
the operation of the clock. Note that the first inverter has 
an input of logic 0 (0.0 V) and an output of logic 1 (+0.6 
V), and the second inverter has an input of logic 1 (+0.6 
V) and an output of logic 0 (0.0 V). 
2250 
Inverter Input = 0 
output  = 1 
Location (nS) (pJ) 
Delay Energy 
DELAY = 19.05NS 
DELAY = 14.20NS 
DELAY = 9.40N.S 
DELAY = 4.80NS 
DELAY = O.OONS 
Inverter Input 6 1 
ou tpu t  = 0 




J1 0.00 0.045 
J1 4.80 0.058 
J1 9.40 3.50 
J1 14.20 3.00 
J1 19.05 0.048 
@I / 
49 / \ /7 
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0 5 10 15 20 25 30 35 40 
TLME (NS) J2 0.00 1.25 
4.80 1.75 J2 
52 9.40 7.50 
52 1420 11.0 
J2 19.05 2.00 
Figure 11: Laser pulse timing with respect to  clock phase. 
It is clear from examining Table 5 and Figure 12 that the 
phase of the clock has a significant effect on the SEU sensi- 
tivity of TDFL. Referring t o  Figures 4, 6, and 12, a charge 
collection event a t  location E l  or J1 causes negative charge 
to collect on the source of Qz or the drain of Q 3 ,  respec- 
tively, because this node of the circuit is initially positively 
charged and thus attracts the negatively charged electrons. 
When 41 is high, Qz is on, and some of the collected charge 
flows through Qz to  VDD. Therefore, more charge must be 
collected to cause an upset when Q 2  is on than when Q 2  is 
off, which is consistent with the data in Table 6 and Figure 
12. With clock delays of 0.00 ns, 4.80 ns, and 19.05 ns, the 
laser pulse occurs when 41 is low, and the SEU thresholds 
for locations E l  and J 1  are lower than for the case when $1 
is high, which corresponds to  clock delays of 9.40 ns and 
14.20 ns. A charge collection event a t  location E2 or 52 
causes positive charge to  collect on the source of QS or the 
drain of Q7, respectively, because this node of the circuit is 
initially negatively charged (relatively) and thus attracts 
the positively charged holes. When 41 is high, Q7 and &a 
are on, and some of the collected charge conducts through 
Q7 and &a to ground. More charge must be collected to 
cause an upset when Q7 and &a are on than when they 
are off. Therefore, the SEU threshold is higher if the event 
occurs when 41 is high, which is consistent with the data 
in Table 6 and Figure 12. With clock delays of 0.00 ns, 
4.80 ns, and 19.05 ns, the laser pulse occurs when $1 is 
low, and the SEU thresholds for locations E2 and J2  are 
significantly lower than for the case when 41 is high, which 
corresponds to  clock delays of 9.40 ns and 14.20 ns. It is 
interesting to  note that the first inverter is more sensitive 
to SEUs that the second inverter. In retrospect, it would 
have been interesting to switch the input signal to the first 
inverter from a logic 0 to a logic 1. If this were done, then 
one would expect the circuit to be more sensitive to SEUs 
when 91 is high. This is the first reported SEU testing of 
GaAs dynamic logic with the clock signal of the circuit un- 
der test synchronized to  the energy source used to induce 
SEUs. 
Table 6 :  Minimum SEU Energy Thresholds Observed at Four 
Different Target Locations at Five Different Clock Phases. 
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Figure 12: Minimum SEU energy thresholds observed for four 
different target locations a t  five different clock phases. Clock 
frequency is 49.99 MHz. 
V. CONCLUSIONS 
Although SEU testing with a laser is not a substitute 
for actual heavy ion testing, the ability to synchronize the 
laser pulse to the test circuit provides important informa- 
tion to 1:nderstanding the nature of single event upsets in 
high speed combinational logic. The results presented in 
this paper show that examining the SEU sensitivity of high 
speed digital switching circuits requires analysis in regards 
to timing and phase considerations and clock levels when 
examining non-insulated gate FETs. With heavy ion test- 
ing, ion displacement damage and the inability to control 
the timing and phase of charge collection events makes it 
extremely difficult to  conduct such studies. 
The topology and operation of GaAs Two-Phase Dy- 
namic FET Logic (TDFL) circuits have been presented. 
The advantages and disadvantages of using GaAs dynamic 
logic in computers and digital systems, especially with re- 
spect to space applications, have been discussed. The 
use of GaAs dynamic logic can significantly increase the 
performance of a digital system, without the high power 
consumption that is normally associated with high-speed 
logic. The results of SEU testing of the GaAs TDFL test 
IC, using a laser to create charge collection events, have 
been presented. The SEU sensitivity of TDFL is signifi- 
cantly effected by the clock high voltage and by the phase 
relationship between the clock and the charge collection 
event. The SEU sensitivity of GaAs dynamic logic can 
be optimized by judiciously choosing the clock voltages. 
The experiments described indicate that DCFL, the more 
common form of GaAs static logic, and TDFL have simi- 
lar SEU thresholds. The relatively high SEU sensitivity of 
both GaAs static and dynamic logic, compared to comple- 
mentary SO1 technology, indicates that further research is 
necessary in the areas of device physics, fabrication, and 
circuits. 
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